ABSTRACT We report the performances of a 0.7-μm InP/GaInAs DHBT developed in III-V Lab demonstrating both f T and f MAX of 400 GHz as well as a high fabrication yield and homogeneity on a 3-inch wafer. This technology is used for the fabrication of a very high speed 2:1 multiplexing selector operating up to 212-Gb/s, establishing a speed record. A 5.4-Vpp 100-Gb/s distributed differential selector-driver, as well as a 4.3-Vpp 64-GBd 8-pulse-amplitude-modulation (PAM) (192 Gb/s) high-speed power digital-to-analog converter (DAC) were also realized in this technology.
I. INTRODUCTION
Facing the ever growing data traffic, developing optical communication systems with high transmission capacity is of great interest. In this context, transistor technologies demanding both high speed and high swing are mandatory. It is well known that InP DHBT technology is suitable for such applications thanks to its capability to provide both high cutoff frequencies together with a high breakdown voltage and a high dissipated power. Very highly scaled InP DHBTs (emitter width below 0.25 µm) have already demonstrated high performance frequencies with f T around 500 GHz and f MAX approaching or exceeding 1 THz [1] , [2] , while combining breakdown voltages of respectively 3.5 and 4.1 V, and dissipated powers at peak f T of respectively 11 and 13 mW.
In this paper, we present III-V Lab's 0.7-µm InP DHBT technology exhibiting 400-GHz f T and f MAX , as well as a breakdown voltage above 4.5 V and a high dissipated power of 35.2 mW at peak f T . The relaxed emitter width enables to work at moderate current densities and ensure a very high fabrication yield and performance homogeneity. 0.7 × 5 − µm 2 and 0.7 × 7 − µm 2 InP DHBTs served as key components for the fabrication of a 2:1 multiplexing selector working up to 212 Gb/s. Besides, an 8-PAM 64-GBd (192 Gb/s) power-DAC with a 4.3 Vpp differential output swing and a 5.4-Vpp 100-Gb/s distributed differential Selector-Driver, have also been implemented in this technology.
II. STRUCTURE AND PROCESS
DHBT heterostructures were grown by gas source molecular beam epitaxy on a 3" semi-insulated substrate. The structure includes a 40-nm InP emitter Si-doped at 5×10 17 cm −3 and a 28-nm InGaAs base compositionally graded with a concentration of Indium varying from 53% (collector side) to 47% (emitter side). It results in a 40-meV conduction band slop across the base reducing the base transit time. The layer is also highly C-doped (∼ 8 × 10 19 cm −3 ) to minimize the base sheet resistance. The 130-nm thick composite collector includes an In 0.53 Ga 0.47 As non-intentionally doped spacer, a 20-nm highly doped InP region (5 × 10 17 cm −3 ) and a low-doped InP layer (2.5 × 10 16 cm −3 ). To ease the process, no specific quaternaries are used to smooth out the base-collector discontinuity related to type-I heterojunction. In order to minimize the self-heating effect of the device, all InGaAs-based layers thicknesses from low thermal conductivity have been reduced. In particularly, a very thin (5 nm) sub-collector InGaAs layer is introduced for low thermal resistance. In order to reduce the emitter contact resistance a very highly doped In 0.85 Ga 0. 15 As is used in the emitter cap layer. The structure is optimized to have balanced performances with similar values for f T and f MAX .
Submicron hexagonal DHBTs [3] are designed with an emitter width of 0.7 µm and processed using a wet-etch self-aligned triple mesa technology. The emitter lengths are 5, 7 and 10 µm. The base contact extends on each side of the emitter of 0.3 µm and includes a plug for the connection. Emitter and base contacts as well as the base plug are defined by e-beam lithography because of the high alignment accuracy required for this technology. Other steps rely on stepper lithography. The collector contact also includes a plug for connection. All contacts are composed of Ti/Pd/Au deposited by vacuum evaporation. After encapsulation with SiN for higher robustness and planarization with polyimide, emitter, base and collector contacts are opened by etching to interconnect the devices. The Scanning electron microphotograph of this submicron DHBT before interconnection level is shown in Figure 1 .
Additional steps for circuit fabrication include NiCr thin film resistors, SiN MIM capacitors and three Au-based interconnection levels. The DHBT and circuit fabrication require up to 20 lithography steps.
III. DEVICE PERFORMANCES A. STATIC MEASUREMENTS
DC measurements performed on 170 devices demonstrate good performance homogeneity on a 3-inch wafer and a very high fabrication yield above 98%. Figure 2 shows the Gummel plots at V BC = 0V for the 0.7 × 5 − µm 2 DHBTs. The extracted maximum static current gain is 39 with a discrepancy around 10%. The ideality factor is 1.02 for the collector and varies from 1.3 to 1.6 for the base.
At low injection level the high base current can be explained by significant peripheral recombination as described in [4] . The base recombination current is studied using the formula presented in Figure 3 . J bi is the recombination current density under the emitter-base internal junction and J peri is the emitter periphery recombination current per unit length. J peri value, extracted from the slope of β −1 in function of periphery-to-area ratio P E /A E is equal to 1.3µA/µm at Jc=1mA/µm 2 . This indicates that the emitter size effect is significant [5] . The extrinsic base surface recombination is non negligible as expected for transistors without ledge passivation. Figure 4 represents a typical output characteristic exhibiting a turn-on offset voltage of 100 mV and a saturation The thermal resistance (R TH ) is determined for each emitter length using the methodology described in [6] . At a power density around 5 mW/µm 2 (V CE ∼ 1 V and J C ∼ 600 kA/cm 2 ) we extracted a R TH of 3.0, 2.3 and 1.8 K/mW for the emitter lengths of 5, 7 and 10 µm. The specific thermal resistance (R THs ) of the smallest device as a function of power density (J C xV CE ) is presented by the inset of Figure 4 . At P = 10 mW/µm 2 , corresponding to an operation point close to peak f T , R THs is below 10 K/mW.µm 2 . Thus, the device can work at moderate junction temperature compared to very highly scaled technologies.
However, as the device operates at quite high current density (> 600kA/cm 2 ) it may suffer from self-heating effects and reliability issues. Reliability assessment on similar technology is presented in [4] . Device behavior under ageing could be improved with better emitter sidewall and extrinsic base surface passivation. 
B. AC MEASUREMENTS
S-parameter measurements were carried out from 250 MHz to 110 GHz with an Anritsu VectorStar network analyser using a Line-Reflect-Match calibration. After de-embedding pad parasitics with on-wafer open-short calibration structures, current gain H 21 and Mason's unilateral gain U were extracted. As shown on Figure 5 , the curves were extrapolated with a -20 dB/decade slope showing maximum f T and f MAX of 400 GHz at J C ∼ 8 mA/µm 2 and V CE = 1.6 V for a 0.7 × 5-µm 2 DHBT. The insets in Figure 5 show the variation of f T and f MAX with the collector current density.
A very good AC performance homogeneity on the 3-inch wafer is obtained as illustrated by Figure 6 showing peak values of f T and f MAX for 120 transistors. Both cutoff frequencies have an average value of 390 GHz. The discrepancy observed for f T is essentially due to the slight variation on the emitter resistance. Regarding f MAX values the dispersion is related not only to the variation on f T and the base access resistance but also to the uncertainty on the extraction from Mason's Unilateral gain curve which is less smooth than H 21 one. Figure 7 represents f T and f MAX versus collector current for representative 0.7-µm devices with different emitter lengths. We note that f T increases slightly above 400 GHz with the emitter length whereas f MAX decreases considerably.
Based on the small-signal parameters extracted at peak f T (Table 1) , the frequency performances variation has been studied. F T increase with emitter length is due to the reduction in access collector resistance (R C ) and the fact that the base-collector capacitance (C BC ) increase is totally compensated by emitter resistance (R E ) decrease. F max decrease with emitter length is essentially due the increase of R Bx · C BC product which mainly contributes to the base-collector charging time-constant (τ CB ) raise [7] . Actually, the extrinsic base resistance (R Bx ) does not scale inversely proportional with the emitter length as expected. Possible reasons are the non negligible contribution of the base plug and the base contact metallization length to the extrinsic base resistance. Frequency performance values calculated from the following expressions are not so far from the ones extracted from S-parameter measurements. These frequency performances have been considerably improved compared to the technology presented in [3] and showing f T and f MAX in the 260-300 GHz range. Structural and technological optimizations lead to these improvements. InGaAs layer shrinking contribute to reduce the thermal resistance and thus decrease de base-collector transit time by 20%. Moreover, thanks to the In-rich emitter cap layer, a higher emitter doping level and the minimization of the emitter under-etching, the total emitter resistance has been reduced by almost 60%. The total base resistance has also been improved not only due to the lower distance between emitter mesa and base contact but also thanks to a lower base sheet resistance resulting from a better effective carbon incorporation in the base.
IV. STATE OF THE ART
As depicted on Table 2 , compared to the state of the art InP DHBTs, III-V Lab's technology neither have the highest f T , f MAX , nor the smallest footprint. It has comparable BV CE0 and β, except for [13] , and equilibrated cutoff frequencies. Yet, thanks to well-chosen trade-offs, we obtained the highest dissipated power x speed product (P diss xf T ) of 14.1 W.GHz, with P diss = I Cmax xV CE (35.2 mW) at peak f T . It emphasizes this technology's ability to switch high power at its maximum speed. Hence, III-V Lab's InP DHBTs are wellsuited to design very high speed Drivers, power-SELs and power-DACs.
V. CIRCUIT RESULTS
0.7-µm InP DHBTs were used to fabricate a very high speed 2:1 multiplexing selector (SEL). The integrated circuit shown in Figure 8 is composed of 48 transistors of two different sizes (5 and 7 µm-long, 0.7 µm-wide DHBTs) and has a footprint of 1.2 × 1.5 mm 2 . More information about the circuit architecture and design is presented in [16] . The high performance and fabrication yield on transistors contribute to achieve a SEL circuit yield above 75%. The circuit potentiality was assessed with on-wafer measurements above 200 Gb/s. Using a 106-GHz clock, the SEL multiplexes two 106 Gb/s input data into a high quality, speed record breaking, 212 Gb/s output signal with an onwafer-measured output eye diagram combining a differential swing of 240 mVpp, an rms time jitter of 300 fs and a signal-to-noise ratio of 6.97, as depicted on Figure 8 . The corresponding clock phase margin is 3 ps.
The SEL capability in package was also successfully demonstrated since the circuit serves to generate electrical signal for high bit rate optical communication system experiment [17] . In this experiment, transmission over 4480 km was demonstrated with 180-GBaud (720 Gb/s) all-ETDM single-carrier polarization multiplexed QPSK format and coherent receiver.
III-V Lab InP DHBTs have also shown all at once a high swing and high speed through a very high speed power DAC with up to 4.3 Vpp differential output swing at 64 GBd (192 Gb/s) in PAM-8, which is described in [18] .
Beyond pure speed, another important advantage of InP DHBT over other transistor technologies is its speed x swing capability. A selector-driver circuit had been reported previously in [19] , using our InP DHBT technology reported in [3] . Implementing the same selector-driver design in the presently reported generation of our InP DHBT technology, significant performance improvements have been achieved, as can be seen in Figure 9 . Most important improvements are the eye height, increased from 2.82 to 3.25 V, signal to noise ratio ("S/N"), increased from 5.7 to 7.3, clock phase margin ("CPM"), increased from 6 to 11 ps and RF yield, increased from 29 to 43%. Along with these improvements, the total eye amplitude provided by the circuit at 100 Gb/s remains at a record level, higher than 5.4 V pp .
VI. CONCLUSION
In this paper, we present III-V Lab's 0.7-µm InP DHBT technology demonstrating balanced frequency performances with f T and f MAX around 400 GHz, combined with a satisfying thermal resistance, a breakdown voltage above 4.5 V, a very high dissipated power x f T product of 14.1 W.GHz, as well as a high fabrication yield and performance homogeneity on a 3-inch wafer. Altogether, they demonstrate the technology strengths for joined high-speed and high-power circuits design. It has led to the realization of a 212-Gb/s selector, enabling a multiplexing speed record, and records-breaking selector-Drivers, high-speed power-DACs. More generally, this technology has a high potential to pave the way for future optical communication systems.
